

MS7318M1 Version: 100

TITLE	SHEET
Cover Sheet	1
Block Diagram	2
PWR Map / CLOCK Map	3
GPIO/Memory/PCI/HW Config.	4
Clock Gen .	5
Processor (LGA775)	6-8
North Bridge PT890CE	9-12
MEM-DDRII SLOT 1 & 2	13
PCI-Express Slot x16 & x1	14
South Bridge VT8251L	15-17
PCI SLOT 1 & 2	18
USB-Rear & Front Conn.	19-20
P-IDE & SATA	21-22
e-SATA JMB360	23
SIO W83627DHG HW monotor,FAN,LPT,COM,KB,MOS,FDD,LPC	24-27
IEEE-1394_VT6308P & 1394 port	28-29
LAN PHY RTL8201CL & RTL8110SC & LAN port	30-32
HD Audio ALC888 & Audio jacks	33-34
MS7 ACPI Controller	35
Power Regulators DDR2 & VTT & Other	36-38
Standby power and USB dual power	39-40
VRM11 PWM ISL6312 & 3 Phase MosFET	41-42
Power Conn, Front Panel & BIOS	43-44
Manual Part & Holes	45

CPU:

Intel LGA775

(Support Conroe E6300/E6400/E6700/E6800,
Prescott 500 Sequence, Cedar Mill,
Smithfield, Celeron D)

System Chipset:

VIA PT890CE (North Bridge)

VIA VT8251L (South Bridge)

On Board Chipset:

CLOCK - ICS953002 + ICS9P936

LPC Super I/O - W83627DHG

BIOS - LPC ROM

HD Audio ALC888

LAN - Realtek 8201CL colay RT8110SC

IEEE1394 - VT6308P

E-SATA JMB360

Main Memory:

single-channel - DDRII*2 533

Expansion Slots:

PCI Express X16 * 1

PCI 2.3 Slot * 1 (Medion 2 master)


PCI 2.3 Slot * 1

PCI Express X1 * 1

PWM VRD11 :

Intersil 6312 3 Phase

Block Diagram



System Chipset General Purpose I/O

Name	Pin	Type	Function Description	Normal	Active
GP10	A004	I	Pull High to VBA1	High	
GP11	A002	I	Not Used; Pull High Only	High	
GP12/EXTSMR#	W02	I	EXTSMR#(Medion Function)	High	Low
GP13/RING#	V03	I	RING#	High	Low
GP14/LID#	A002	I	HM_SMR#	High	Low
GP15/SATLOW#	V01	I	Not Used; Pull High Only	High	
GP16/ADPBZ#	AF06	I	ADPBZ#		
GP17/REQS#	L01	I	Not Used; Pull High Only	High	
GP19	A28	I	Not Used; Pull Low Only	High	
GP116/REQ0#	M01	I	Not Used; Pull High Only	High	
GP117/CPUMISS/SACSDIN	UD4	I	ATADET0, Low 30 pin cable		
GP118/THRM#/ADL6PI	W03	I	PEFME5C1#	VSUS33	
GP119/APICLK	AB26	I	APICLK		
GP120/ACSDIN2/PCS0#	T03	I	ACSDIN2		
GP121/ACSDIN3/PCS1#	T01	I	ACSDIN3		
GP122/SAGP1	AE08	I	Not Used; NC		
GP123/SAGP2	AF07	I	Not Used; NC		
GP126/SAGP3	A007	I	Not Used; NC		
GP129/SAGP4	AF08	I	Not Used; NC		
GP132/INT1#	F04	I	Not Used; Pull High Only	High	
GP133/INT1#	N04	I	Not Used; Pull High Only	High	
GP134/INT0#	N01	I	Not Used; Pull High Only	High	
GP135/INT0#	N02	I	INT0#		
GP136/USBC04#	B25	I	USBC04#	High	Low
GP137/USBC05#	A26	I	USBC05#	High	Low
GP138/USBC06#	A26	I	USBC06#	High	Low
GP139/USBC07#	D25	I	USBC07#	High	Low
GP00	W04	O	EN_PCIEST	VSUS33	
GP01	AC01	O	Not Used; Pull High Only	High	
GP02/SUSA#	W01	O	Not Used; Pull High Only	High	
GP03/SUSST#	V02	O	SUSST#	High	Low
GP04/SUSCLK	Y01	O	SUSCLK		
GP05/CPUSTP#	A005	O	Not Used; Pull High Only	High	
GP06/PCSTP#	A004	O	Not Used; Pull High Only	High	
GP07/INT5#	M04	O	INT5#		
GP08/GPB/VGATE	AG06	O	Not Used; Pull High Only	High	
GP09	C27	O	Not Used; Pull Low Only		
GP020/GNT0#	N03	OD	GNT0#		
GP021/ACSDOUT1/SACSD	T02	OD	ACSDOUT1	VCC33	
GP022/GH1#	W28	OD	Not Used; Pull High Only	High	
GP023/DP5LP#	Y28	OD	Not Used; Pull High Only	High	
GP026/VBSEL	AH06	OD	Not Used; Pull High Only	High	
GP029/VBSEL#	AE07	OD	Not Used; Pull High Only	High	
GP110/GP10/APIC00	W25	ID	Not Used; Pull High Only	VCC33	
GP111/APIC01	W26	ID	Not Used; Pull High Only	VCC33	
GP112/GP10/SACRST#	AH02	ID	Not Used; NC	VSUS33	
GP113/GP10/SACRST#	A003	ID	Not Used; NC	VSUS33	
GP114/GP10/SACVNC	AH03	ID	Not Used; NC	VSUS33	
GP115/GP10H	AF04	ID	Not Used; NC	VSUS33	
GP124/GP10/PCREQA	AE03	ID	Not Used; Pull High Only	VCC33	
GP125/GP10B/PCREQB	AE01	ID	Not Used; Pull Low Only	VCC33	
GP126/SMB0T2	AR03	ID	SMB0T2	VSUS33	
GP127/SMBCK2	Y04	ID	SMBCK2	VSUS33	
GP129/GP10C/PCSN1A	AF03	ID	Not Used; Pull High Only	VCC33	
GP133/GP10D/PCSN1B	AC05	ID	Not Used; Pull Low Only	VCC33	

Super I/O General Purpose I/O Super I/O default clock frequency is 48MHz

Name	Pin	Function Description	Normal	Active
GP10 / GPSA1	126	N/A		
GP11 / GPSB1	127	N/A		
GP12 / GPC1	128	N/A		
GP13 / GPC2	125	N/A		
GP14 / GPC2	124	N/A		
GP15 / GPC3	123	N/A		
GP16 / GPSB2	122	N/A		
GP17 / GPSA2	121	N/A		
GP20 / CPUFANOUT1	120	NC		
GP21 / CPUFANIN1	119	NC		
GP22 / SEC#	19	NC		
GP23 / SEC	2	33MHz clock output for Debug		
GP24 / MDA1#	66	MSDA1#		
GP25 / MCLK#	65	MCLK#		
GP26 / KDA1#	63	KDA1#		
GP27 / KCLK#	62	KD CLK#		
GP30	92	NC		
GP31	91	CPU_FAN_TYPE		
GP32 / PSTOUT2#	90	NC		
GP33 / PSTOUT3#	89	NC		
GP34 / RSTOUT4#	88	NC		
GP35	87	NC		
GP36	89	NC		
GP37	84	NC		
GP40 / RIB#	85	RIB#		
GP41 / DCDB#	84	DCDB#		
GP42 / IRTX / SOUTB	83	SOUTB_IRTX		
GP43 / IRRX / SINB	82	SINB_IRRX		
GP44 / DTRB#	81	DTRB#		
GP45 / RTSB#	80	RTSB#		
GP46 / DSRB#	79	DSRB#		
GP47 / CTSB#	78	CTSB#		
GP50 / EN_GTL / WDT0#	77	EN_GEL		
GP51 / RSMRST#	75	NC		
GP52 / SUSB#	73	SLP_S2#		
GP53 / PS0N#	72	PS_0N#(SwSB)		
GP54 / PWR0K	71	PWR0K		
GP55 / SUSLED	70	NC		
GP56 / PS1N#	68	PS_1N#		
GP57 / PSOUT	67	PWR0TIN#		
GP60 / RIA#	57	RIA#		
GP61 / DCDA#	56	DCDA#		
GP62 / PENKBC / SOUTA	54	SOUTA		
GP63 / SINA	53	SINA		
GP64 / PENROM / DTRA#	52	DTRA#		
GP65 / HEFRAS / RTSA#	51	RTSA#		
GP66 / DSRA#	50	DSRA#		
GP67 / CTS#	49	CTS#		

PCI Config.

DEVICE	MCP1 INT Pin	REQ# / GNT#	IDSEL	CLOCK	CLK GEN Pin Out
PCI Slot 1	PIRQ#A PIRQ#B PIRQ#C PIRQ#D	REQ#0 GNT#0	AD20	CK_PCI_CLK0	11
	PIRQ#B PIRQ#C PIRQ#D PIRQ#A	REQ#1 GNT#1	AD21	CK_PCI_CLK1	14
PCI Slot 2	PIRQ#C PIRQ#D PIRQ#A PIRQ#B	REQ#2 GNT#2	AD22	CK_PCI_CLK2	17
1394	PIRQ#D	REQ#3 GNT#3	AD23	1394_PCLK	13
LAN	PIRQ#A	REQ#4 GNT#4	AD24	PCI_CLK_LAN	13


PIRQ#A also link to NB PIN H13
PIRQ#H also link to NB PIN B6

PCI RESET DEVICE

Signals	Source	Target
PCIRST#	VT8237A	MS7
PCIRST#1	MS7	1394 & SPIO & BIOS
PCIRST#2	MS7	PCI slot 1-2
NB_RST#	MS7	NB_RST#
HDRST#	MS7	Primary, Scodary IDE
Rsmrst#	MS7	VT8237A
PCIE_Reset#	VT8237A	PCIE 1-2

DDR DIMM Config.

RAMTYPE	2 DDR DIMM
DIMM 1 Slave	1010 0000 (A0)
DIMM 2 Slave	1010 0010 (A2)

**MICRO-START INT'L CO.,LTD.**

Title
GPIO/Memory/PCI/HW Config.


Size	Document Number	Rev
	MS-7318-0B-060828E	100

Date: Monday, August 28, 2006Sheet 3 of 45


SB-VT5251LCE


Strap Pins			
(External pullup / pulldown straps are required to select "H" / "L")			
Strap Pins for VT8251L Version CE Configuration			
Signal	Pin#	Function	Description
SPKR	AF05	CPU Frequency Strapping	L: Enable CPU Frequency Strapping H: Disable CPU Frequency Strapping Default setting: Disable
ACSDOUT0	R01	Auto Reboot	L: Enable Auto Reboot H: Disable Auto Reboot . Default setting: Disable
SEEDI	B13	Use Serial External LAN EEPROM	L: Enable. Use external EEPROM H: Disable. Do not use external EEPROM Default setting: Enable (pull low) sInc
ACSYNC	R04	LPC FWH	L: Enable LPC FWH Command H: Disable LPC FWH Command Default setting: Disable
PDCS1#	AC25	SATA Spin Up Mode Vlink auto compensation	L: Enable SATA spin up mode iel H: Disable SATA spin up mode Default setting: Disable
PDDACK#	AB23	PCI Express Debugging Mode	L: Enable PCI Express debugging mode logntiaired H: Disable PCI Express debugging mode Default setting: Disable
SUSA#	W01	Notebook / Desktop LAN Reset	L: Notebook LAN reset H: Desktop LAN reset hnoideequ
Strap Pins for North Bridge ("NB") Configuration			
PDCS3#	AA23	NB Configuration ATeCon	PDCS3# signal state is reflected on signal pin VD7 during power up for North Bridge configuration.
PDA2	AD27	NB Configuration	PDA2 signal state is reflected on signal pin VD6 during power up for North Bridge configuration.
PDA1	AC26	NB Configuration	PDA1 signal state is reflected on signal pin VD5 during power up for North Bridge configuration. DAR
GPIOD / PCGNTB	AC05	NB Configuration	NGPIOD/PCGNTB signal state is reflected on signal pin VD3 during power up for North Bridge configuration.
GPIOB / PCREQB	AE01	NB Configuration	GPIOB/PCREQB signal state is reflected on signal pin VD2 during power up for North Bridge configuration.
PDA0, GPIOA/PCREQA GPIOC/PCGNTA	AE03 AF03	NB Configuration	PDA0, GPIOA/PCREQA and GPIOC/PCGNTA signal states are reflected on signal pins VD4, VD1 and VD0 during power up for North Bridge configuration.

$$C_e = 2 \text{ CL} - C_i - C_s$$
$$= (2 \times 32) - 5 - 3$$
$$= 56$$



CPU SIGNAL BLOCK





	MSID1	MSID0
2005 Perf FMB	0	0
2005 Value FMB	0	1 / NC

N12-7750020-A10

0 ~ 1.2"


7 / 10 / 7


COMP4 R396 60.4R/1%/4
COMP5 R452 60.4R/1%/4
COMP6 R472 60.4R/1%/4
COMP7 R434 60.4R/1%/4


COMP8 R243 24.9R/1%/4
J3R R409 1K/4
E5R R375 1K/4
IMPSEL R364 51R1%0402


R457 Mount 50 Ohm Impedance
R457 Open 60 Ohm Impedance





Micro Star Restricted Secret		
Title	Intel LGA775- GND	Rev 100
Document Number	MS-7318-0B-060828E	
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Monday, August 28, 2006 Sheet 8 of 45



















PCI SLOT 1 (BLUE)



MEDION


ADISEL = AD20 **ADISEL = AD21**
MASTER = PREQ#0 **MASTER = PREQ#1**
PIRQ#A **PIRQ#B**
CK_PCI_CLK0 **CK_PCI_CLK1**

PCI SLOT 2




ADISEL = AD22
MASTER = PREQ#2
PIRQ#C
CK_PCI_CLK2








PCI PULL-UP / DOWN RESISTORS







PCI SLOT DECOUPLING CAPACITORS




USB Rear Connector






JUSB1, JUSB2


PIN1	VCC#1	PIN2	VCC#2
PIN3	USB0-	PIN4	USB1-
PIN5	USB0+	PIN6	USB1+
PIN7	GND7	PIN8	GND8
PIN9	KEY	PIN10	USBOC







**MICRO-START INT'L CO.,LTD.**


Title USB Connectors -- Front		
Size	Document Number MS-7318-0B-060828E	Rev 100
Date:	Monday, August 28, 2006	Sheet 20 of 45

IDE Connector



SATA Connector







MICRO-START INT'L CO.,LTD.

Title		
SATA & IDE CONNECTOR		
Size	Document Number	Rev
	MS-7318-0B-060828E	100
Date:	Monday, August 28, 2006	Sheet 22 of 45

LPC SUPER I/O W83627DHG



FAN_SET : (117, Internal pull down)

FAN_SET2 : (83, Internal pull down)








Keyboard Enable/Disable : (54)

Configuration Address Select : (51)



ROM Enable/Disable : (52)

VID Level Select : (77)



CPU_FANOUT0

24 CPU_FANOUT0
24 SYS_FANOUT

CPU_FANOUT1

24 CPU_FANOUT0
24 SYS_FANOUT

VCC5

R108 4.7KR0402

R106 100KR0402

R115 100KR0402

+12V

C198 C0.1U16Y0402

C203

C0.1U16Y0402

C209

U9

FAN1_IN FAN1_DRV
FAN2_IN FAN2_DRV
VCC12 FAN2_DRV
C1 FAN2_DRV
C2 FAN3_DRV
CHRPMP FAN3_SEN
GND FAN3_IN

14 CPUFAN DRV
13 CPUFAN SEN
12 SYSFAN DRV
11 SYSFAN SEN

W83391TS

VCC5

R93 4.7KR0402

CPUFAN_SEN

Q8

N-2N7002_SOT23

CPU_FAN_TYPE :

High : 4-pin

Low : 3-pin

Q7

CPUFAN DRV
CPUFAN PWR
SYSFAN DRV
SYSFAN PWR

NN-P07D03LV_S08-RH

12V

SYSFAN_DRV

CPUFAN_DRV

The image displays three circuit diagrams for the ADXL345 module, showing how various pins are connected to the system power and ground.

Diagram 1: SIO_VIN0 Connection

Pin 24, SIO_VIN0, is connected to the SIO_VIN0 pin of the ADXL345 module. The SIO_VIN0 pin is connected to a 56K resistor (R166) to +12V and a 10K resistor (R161) to ground.

Diagram 2: SIO_VIN2 Connection

Pin 24, SIO_VIN2, is connected to the SIO_VIN2 pin of the ADXL345 module. The SIO_VIN2 pin is connected to a 22.1K resistor (R172) to VCC5 and a 10K resistor (R167) to ground.

Diagram 3: SIO_VCORE Connection

Pin 24, SIO_VCORE, is connected to the SIO_VCORE pin of the ADXL345 module. The SIO_VCORE pin is connected to a 10K resistor (R147) to VCCP.

6.24 THERMIDA << R124 SIO_TMP_VREF >> SIO_TMP_VREF 24
X_15KR1%0402
C199 THERMIDA 6.24
C2200P16X0402
CP6 X_COPPER
1 SIO_AGND 2 >> SIO_AGND 24

24 SYS_TMP << SYS_TMP R131 SIO_TMP_VREF
10KR1%0402
RT1 SIO_AGND
10KRT1%

System FAN

The schematic diagram illustrates the electrical connections for the System FAN. Key components and their values are as follows:

- Power Supply:** +12V
- Resistors:**
 - R168: 4.7KR0402
 - R169: 27KR0402
 - R118: 10KR0402
 - R116: 3.48KR1%
 - R173: 10KR0402
 - R179: 27KR0402
- Capacitor:** EC15 (CD470U16EL11.5)
- Diode:** D6 (BAS32L_LL34)
- Fan Component:** BH1X3BP_white-RH
- Signals:** SYSFAN_SEN, SYSFAN_PWR, SYS_FANIN

VBAT_SIO — R42 — 2MR0402 — SIO_CASEOPEN# 24

J3

1 2

X_H1X2_black-15u-in-RH










Diagram illustrating the connection of the 8P4R-0R0402 component. The component has two sets of 4-pin headers, RN10 and RN11. The connections are as follows:


Header	Pin	Signal	Destination
RN10	1	S_PD4	PRND4
	3	S_PD5	PRND5
	5	S_PD6	PRND6
	7	S_PD7	PRND7
RN11	1	S_PD0	PRND0
	3	S_PD1	PRND1
	5	S_PD3	PRND3
	7	S_PD2	PRND2




PS2 KEYBOARD & MOUSE CONNECTOR





LPC debug port



FLOPPY CONNECTOR



	VCC3	V_3P3_1394	V_2P5_1394	BUS_PWR
VT6308P	3.3V	3.3V	2.5V	12V




When cable power exists
- XCPS status is 1


I2C EEPROM ENABLE Pull High

Pull high to PHY digital power
EEPROM auto loading will disable


```
PIN 62,65,75,76,89,90 Analog Power(3.3V)
PIN 33 Internal SRAM Power(2.5V)
PIN 24,49,114 Core Power(2.5V)
PIN 8,20,39,102,113,125 I/O Power(3.3V)
```

 MICRO-START INT'L CO.,LTD.			
Title			
1394-VT6308P			
Size	Document Number		Rev
Customer	MS-7318-0B-060828E		100
Date	Monday, August 28, 2006	Sheet	28 of 45

REAR 1394 PORT






FRONT 1394 PORT




Title		
1394 PORT		
Size	Document Number	Rev
A	MS-7318-0B-060828E	100
Date:	Monday, August 28, 2006	Sheet 29 of 45


```
PHY ADDRESS = 00001
ASYMMETRIC PAUSE ENABLED
AUTO-NEG, ADVERTISE ALL MODES, PREFER MASTER
RGMII ON COPPER
ENERGY DETECT & COPPER/FIBER SELECT DISABLED
MDC/MDIO MANAGEMENT SELECTED
```



PWFBOU is 1.8V voltage outpt.
EC6 TCAP 22uF change ECAP 100uF
Place L11 close to PWFBOU




1. This configuration shows
 Enable: Auto negotiation, Full duplex, 100Mbps,
 Link Down Power Saving, MII interface
 Disable: Isolate, Repeater mode
2. These seven configuration pins could be connected to VDD
or GND directly.

RJ45 Connector (with transformer)


LAN Interface

Diff. Trace width 8 mils & 8 mils space.
Diff. & other space 40 mils.
Length matching: < 10 mils
Ttrace length 0" to 2"




1G N58-22F0211-S42 : LED RoHS
10/100 N58-18F0081-S42 : Non LED and RoHS


ALC888 CODEC



FRONT AUDIO




RCA Line-in (Input)




AUDIO CODE REGULATORS

Trace Width 30mils.








ALC883/888 JACK DETECT




Closer to Codec.


Audio Connector





SPDIF OUT for HDMI of VGA




SPDIF OUT




DDR Power




DDR VTT Power



5VDIMM





VTT_SEL = L	V_FSB_VTT=1.1V	For future KENTSFIELD processor. (FSB1333, Quad-Core)
VTT_SEL = H	V_FSB_VTT=1.2V	For normal processors.

5

4


3

2


1


1.5V

Turn off 1.5V
when enter S3.





2.5V








VCC1.5SBY






NMOS
D03-0903BDB-N03
D03-50N033B-N03
D03-60N020B-O05








[illegible]

JF_P1
PIN1 PWSW-
PIN2 PWSW+
PIN3 PLED1
PIN4 PLED2
PIN5 HDD LED+
PIN6 HDD LED-
PIN7 RESET#
PIN8 GND



—>>IDEACTP# 21

SERIAL ATA LED

VCC3

R52

10KR0402

SATALED# 16

VCC3

R50

10KR0402



ESATA_LED 23


1N4148W-F_SOD123-RH

D5




S-BAT54A_SOT23

D4

[illegible]




FWH INIT Signal Voltage Translation




OPEN : Un_Protected

CLOSE : Protected



FOR BIOS ISSUS CLOSE BIOS VCC3



Micro Star Restricted Secret

Title

Winbond & FDD & LPC & BIOS

Rev

100

Document Number


MS-7318-0B-060828E

MICRO-STAR INT'L CO.,LTD.
No. 69, Li-De St, Jung-He City,
Taipei Hsien, Taiwan
<http://www.msi.com.tw>


Last Revision Date:
Monday, August 28, 2006
Sheet

44 of 45


Mounting Holes




Optical Fiducial Marks



Simulation



MANUAL PART



Top View

Micro Star Restricted Secret		
Title	MISC	Rev 100
Document Number	MS-7318-0B-060828E	
MICRO-STAR INT'L CO., LTD. No. 69, Li-De St, Jung-He City, Taipei Hsien, Taiwan http://www.msi.com.tw		Last Revision Date: Monday, August 28, 2006 Sheet 45 of 45